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AlGaN/GaN high-electron-mobility-transistors (HEMTs) on Si substrates have attracted more and more 
attention in the area of high voltage power switches due to their lower-cost substrates, large substrate diameters
and their ability to integrate with silicon processes [1-3]. Conventional Schottky gate HEMTs suffer from 
relatively high gate leakage currents which limit maximum forward gate bias swing and off-state performance. 
Metal-oxide-semiconductor HEMTs (MOSHEMTs) are proposed with a thin oxide layer in between gate and 
barrier to solve the aforementioned problems [4]. A good oxide must have a sufficiently large barrier height and 
high interface quality. In this work, we incorporate epitaxial Mg0.25Ca0.75O gate dielectric deposited by atomic 
layer deposition (ALD) into the GaN MOSHEMT process yielding improved device performance.
Fig. 1 shows schematic view of an AlGaN/GaN MOSHEMT on a Si (111) substrate with sheet resistance 
(Rsh) ~ 450 ȍƑ. Device fabrication started with mesa isolation by Cl2/BCl3 etching to a depth of 150 nm. Then,
Ohmic contacts were formed by depositing Ti/Al/Ni/Au (20/100/40/50 nm) followed by 775 °C rapid thermal 
anneal in N2 atmosphere, yielding a contact resistance (Rc) of 0.35 ȍāPP. A 4 nm epitaxial Mg0.25Ca0.75O
dielectric capped with 2 nm of amorphous Al2O3 was then deposited by ALD. The growth temperature of MgCaO 
was 310 °C, using bis(N,N’-di-tert-butylacetamidinato)calcium, bis(N,N’-di-sec-butylacetamidinato) magnesium, and 
water vapor as precursors [5]. Single crystalline MgCaO offers an advantageous band offset, a good interface, and
good lattice matching to GaN alloys [6]. Finally, Ni/Au (30/50 nm) was deposited as the gate metal followed by a 
lift-off process. All of the lithography processes were carried out using a MJB3 mask aligner lithography system.
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Fig. 3 shows the well-behaved DC output Ids-Vds characteristics of a GaN MOSHEMT. The device has an
Lg ȝPDQGVRXUFHWRGUDLQVSDFLQJ (Lsd) of 4.2 ȝm. Due to a 6 nm thick gate oxide, a high gate bias (Vgs) of 3 V 
can be applied, yielding a maximum drain current (Ids,max) of 700 mA/mm. Fig. 4 is the Ids-Vgs transfer 
characteristic measurement of the same device. Impressively, a high on/off ratio of 1010 is achieved with 
subthreshold swing (SS) of 65 mV/dec at Vds=5 V. Traditional HEMT devices are not able to have such a high 
on/off ratio because of their large gate leakage currents in the off-state. The oxide of the MOSHEMT suppresses 
this leakage, yielding large on/off ratios. In addition, benefiting from the lattice matching and good interface 
between MgCaO and GaN,[5] the GaN MOSHEMT also demonstrates a negligible hysteresis (50 mV) as shown 
in Fig. 5. Fig. 6 shows the Ids-Vgs and gm-Vgs plot at the linear region. Peak transconductance (gm,max) of 160 
mS/mm and threshold voltage (VT) of -2.2 V are observed at Vds=5 V. The off-state breakdown/leakage 
characteristics of a MOSHEMT are shown in Fig.7. This device has a W/Lg ȝPȝPDQG/gs=Lgd ȝP.
The device is operated at the pinch-off region with Vgs=-3.5 V and Vs=0 V.  It can be observed that the 
breakdown voltage is 150 V even with a short Lgd ȝP The breakdown voltage, which is a critical figure of 
merit for power switch, is expected to increase with the increase of Lgd and drain-gate region engineering. Scaling 
metrics of GaN MOSHEMTs are also studied as shown in Fig. 8 and Fig. 9. The Ids and gmax are found to increase 
when the Lg is scaled. SS and drain induced barrier lowering (DIBL) are found to be slightly influenced by the Lg,
and VT shows roll-off behavior when Lg ȝP
In conclusion, we have demonstrated high performance AlGaN/GaN MOSHEMTs on Si substrate with high 
on/off ratio and high off-state breakdown voltage with epitaxial MgCaO gate dielectric. The lattice-matched 
MgCaO provides high quality interface and an appropriate electron barrier height, which makes it feasible to be 
applied to future GaN power switch applications.
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Fig. 1 Schematic view of an 
AlGaN/GaN MOSHEMT
Fig. 2 Device fabrication process 
steps of AlGaN/GaN MOSHEMTs
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Fig. 3 Output characteristics of an AlGaN/GaN 
MOSHEMT with Lg=1 ȝm and LSD=4.2 ȝm.
Fig. 6 Ids-Vgs and gm-Vgs of the same 
device in the linear region plot.
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Fig. 4 Ids-Vgs transfer characteristics with 
on/off ratio of 1010 and low SS=65 mV/dec.
Fig. 5 Ids-Vgs hysteresis measurement 
at Vds=5 V.
Fig. 7 Three-terminal off-state 
breakdown measurement with 
Lg=1 ȝm and Lgd=1.6 ȝm.
Fig. 8 Ion and Gmax scaling metrics 
of GaN MOSHEMTs.
Fig. 9 SS, DIBL and VT scaling 
metrics of GaN MOSHEMTs.
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